

MIPS32[®] Instruction Set

Quick Reference

- Rd — DESTINATION REGISTER
- Rs, Rt — SOURCE OPERAND REGISTERS
- RA — RETURN ADDRESS REGISTER (R31)
- PC — PROGRAM COUNTER
- ACC — 64-BIT ACCUMULATOR
- Lo, Hi — ACCUMULATOR LOW (ACC_{31:0}) AND HIGH (ACC_{63:32}) PARTS
- ± — SIGNED OPERAND OR SIGN EXTENSION
- ∅ — UNSIGNED OPERAND OR ZERO EXTENSION
- :: — CONCATENATION OF BIT FIELDS
- R2 — MIPS32 RELEASE 2 INSTRUCTION
- DOTTED — ASSEMBLER PSEUDO-INSTRUCTION

PLEASE REFER TO “MIPS32 ARCHITECTURE FOR PROGRAMMERS VOLUME II: THE MIPS32 INSTRUCTION SET” FOR COMPLETE INSTRUCTION SET INFORMATION.

ARITHMETIC OPERATIONS

ADD	Rd, Rs, Rt	$Rd = Rs + Rt$ (OVERFLOW TRAP)
ADDI	Rd, Rs, CONST16	$Rd = Rs + CONST16^{\pm}$ (OVERFLOW TRAP)
ADDIU	Rd, Rs, CONST16	$Rd = Rs + CONST16^{\pm}$
ADDU	Rd, Rs, Rt	$Rd = Rs + Rt$
CLO	Rd, Rs	$Rd = \text{COUNTLEADINGONES}(Rs)$
CLZ	Rd, Rs	$Rd = \text{COUNTLEADINGZEROS}(Rs)$
LA	Rd, LABEL	$Rd = \text{ADDRESS}(\text{LABEL})$
LI	Rd, IMM32	$Rd = \text{IMM32}$
LUI	Rd, CONST16	$Rd = \text{CONST16} \ll 16$
MOVE	Rd, Rs	$Rd = Rs$
NEGU	Rd, Rs	$Rd = -Rs$
SEB ^{R2}	Rd, Rs	$Rd = Rs_{7:0}^{\pm}$
SEH ^{R2}	Rd, Rs	$Rd = Rs_{15:0}^{\pm}$
SUB	Rd, Rs, Rt	$Rd = Rs - Rt$ (OVERFLOW TRAP)
SUBU	Rd, Rs, Rt	$Rd = Rs - Rt$

SHIFT AND ROTATE OPERATIONS

ROTR ^{R2}	Rd, Rs, BITS5	$Rd = Rs_{\text{BITS5}-1:0} :: Rs_{31:\text{BITS5}}$
ROTRV ^{R2}	Rd, Rs, Rt	$Rd = Rs_{\text{RT40}-1:0} :: Rs_{31:\text{RT40}}$
SLL	Rd, Rs, SHIFT5	$Rd = Rs \ll \text{SHIFT5}$
SLLV	Rd, Rs, Rt	$Rd = Rs \ll Rt_{4:0}$
SRA	Rd, Rs, SHIFT5	$Rd = Rs^{\pm} \gg \text{SHIFT5}$
SRAV	Rd, Rs, Rt	$Rd = Rs^{\pm} \gg Rt_{4:0}$
SRL	Rd, Rs, SHIFT5	$Rd = Rs^{\emptyset} \gg \text{SHIFT5}$
SRLV	Rd, Rs, Rt	$Rd = Rs^{\emptyset} \gg Rt_{4:0}$

LOGICAL AND BIT-FIELD OPERATIONS

AND	Rd, Rs, Rt	$Rd = Rs \& Rt$
ANDI	Rd, Rs, CONST16	$Rd = Rs \& \text{CONST16}^{\emptyset}$
EXT ^{R2}	Rd, Rs, P, S	$Rs = Rs_{\text{SP}+\text{S}-1:\text{P}}^{\emptyset}$
INS ^{R2}	Rd, Rs, P, S	$Rd_{\text{P}+\text{S}-1:\text{P}} = Rs_{\text{S}-1:0}$
NOP		No-OP
NOR	Rd, Rs, Rt	$Rd = \sim(Rs Rt)$
NOT	Rd, Rs	$Rd = \sim Rs$
OR	Rd, Rs, Rt	$Rd = Rs Rt$
ORI	Rd, Rs, CONST16	$Rd = Rs \text{CONST16}^{\emptyset}$
WSBH ^{R2}	Rd, Rs	$Rd = Rs_{23:16} :: Rs_{31:24} :: Rs_{7:0} :: Rs_{15:8}$
XOR	Rd, Rs, Rt	$Rd = Rs \oplus Rt$
XORI	Rd, Rs, CONST16	$Rd = Rs \oplus \text{CONST16}^{\emptyset}$

CONDITION TESTING AND CONDITIONAL MOVE OPERATIONS

MOVN	Rd, Rs, Rt	IF $Rt \neq 0$, $Rd = Rs$
MOVZ	Rd, Rs, Rt	IF $Rt = 0$, $Rd = Rs$
SLT	Rd, Rs, Rt	$Rd = (Rs^{\pm} < Rt^{\pm}) ? 1 : 0$
SLTI	Rd, Rs, CONST16	$Rd = (Rs^{\pm} < \text{CONST16}^{\pm}) ? 1 : 0$
SLTIU	Rd, Rs, CONST16	$Rd = (Rs^{\emptyset} < \text{CONST16}^{\emptyset}) ? 1 : 0$
SLTU	Rd, Rs, Rt	$Rd = (Rs^{\emptyset} < Rt^{\emptyset}) ? 1 : 0$

MULTIPLY AND DIVIDE OPERATIONS

DIV	Rs, Rt	$Lo = Rs^{\pm} / Rt^{\pm}$; $Hi = Rs^{\pm} \text{MOD } Rt^{\pm}$
DIVU	Rs, Rt	$Lo = Rs^{\emptyset} / Rt^{\emptyset}$; $Hi = Rs^{\emptyset} \text{MOD } Rt^{\emptyset}$
MADD	Rs, Rt	$ACC += Rs^{\pm} \times Rt^{\pm}$
MADDU	Rs, Rt	$ACC += Rs^{\emptyset} \times Rt^{\emptyset}$
MSUB	Rs, Rt	$ACC -= Rs^{\pm} \times Rt^{\pm}$
MSUBU	Rs, Rt	$ACC -= Rs^{\emptyset} \times Rt^{\emptyset}$
MUL	Rd, Rs, Rt	$Rd = Rs^{\pm} \times Rt^{\pm}$
MULT	Rs, Rt	$ACC = Rs^{\pm} \times Rt^{\pm}$
MULTU	Rs, Rt	$ACC = Rs^{\emptyset} \times Rt^{\emptyset}$

ACCUMULATOR ACCESS OPERATIONS

MFHI	Rd	$Rd = Hi$
MFLO	Rd	$Rd = Lo$
MTHI	Rs	$Hi = Rs$
MTLO	Rs	$Lo = Rs$

JUMPS AND BRANCHES (NOTE: ONE DELAY SLOT)

B	OFF18	$PC += \text{OFF18}^{\pm}$
BAL	OFF18	$RA = PC + 8$, $PC += \text{OFF18}^{\pm}$
BEQ	Rs, Rt, OFF18	IF $Rs = Rt$, $PC += \text{OFF18}^{\pm}$
BEQZ	Rs, OFF18	IF $Rs = 0$, $PC += \text{OFF18}^{\pm}$
BGEZ	Rs, OFF18	IF $Rs \geq 0$, $PC += \text{OFF18}^{\pm}$
BGEZAL	Rs, OFF18	$RA = PC + 8$; IF $Rs \geq 0$, $PC += \text{OFF18}^{\pm}$
BGTZ	Rs, OFF18	IF $Rs > 0$, $PC += \text{OFF18}^{\pm}$
BLEZ	Rs, OFF18	IF $Rs \leq 0$, $PC += \text{OFF18}^{\pm}$
BLTZ	Rs, OFF18	IF $Rs < 0$, $PC += \text{OFF18}^{\pm}$
BLTZAL	Rs, OFF18	$RA = PC + 8$; IF $Rs < 0$, $PC += \text{OFF18}^{\pm}$
BNE	Rs, Rt, OFF18	IF $Rs \neq Rt$, $PC += \text{OFF18}^{\pm}$
BNEZ	Rs, OFF18	IF $Rs \neq 0$, $PC += \text{OFF18}^{\pm}$
J	ADDR28	$PC = PC_{31:28} :: \text{ADDR28}^{\emptyset}$
JAL	ADDR28	$RA = PC + 8$; $PC = PC_{31:28} :: \text{ADDR28}^{\emptyset}$
JALR	Rd, Rs	$Rd = PC + 8$; $PC = Rs$
JR	Rs	$PC = Rs$

LOAD AND STORE OPERATIONS

LB	Rd, OFF16(Rs)	$Rd = \text{MEM8}(Rs + \text{OFF16}^{\pm})^{\pm}$
LBU	Rd, OFF16(Rs)	$Rd = \text{MEM8}(Rs + \text{OFF16}^{\pm})^{\emptyset}$
LH	Rd, OFF16(Rs)	$Rd = \text{MEM16}(Rs + \text{OFF16}^{\pm})^{\pm}$
LHU	Rd, OFF16(Rs)	$Rd = \text{MEM16}(Rs + \text{OFF16}^{\pm})^{\emptyset}$
LW	Rd, OFF16(Rs)	$Rd = \text{MEM32}(Rs + \text{OFF16}^{\pm})$
LWL	Rd, OFF16(Rs)	$Rd = \text{LOADWORDLEFT}(Rs + \text{OFF16}^{\pm})$
LWR	Rd, OFF16(Rs)	$Rd = \text{LOADWORDRIGHT}(Rs + \text{OFF16}^{\pm})$
SB	Rs, OFF16(Rt)	$\text{MEM8}(Rt + \text{OFF16}^{\pm}) = Rs_{7:0}$
SH	Rs, OFF16(Rt)	$\text{MEM16}(Rt + \text{OFF16}^{\pm}) = Rs_{15:0}$
SW	Rs, OFF16(Rt)	$\text{MEM32}(Rt + \text{OFF16}^{\pm}) = Rs$
SWL	Rs, OFF16(Rt)	$\text{STOREWORDLEFT}(Rt + \text{OFF16}^{\pm}, Rs)$
SWR	Rs, OFF16(Rt)	$\text{STOREWORDRIGHT}(Rt + \text{OFF16}^{\pm}, Rs)$
ULW	Rd, OFF16(Rs)	$Rd = \text{UNALIGNED_MEM32}(Rs + \text{OFF16}^{\pm})$
USW	Rs, OFF16(Rt)	$\text{UNALIGNED_MEM32}(Rt + \text{OFF16}^{\pm}) = Rs$

ATOMIC READ-MODIFY-WRITE OPERATIONS

LL	Rd, OFF16(Rs)	$Rd = \text{MEM32}(Rs + \text{OFF16}^{\pm})$; LINK
SC	Rd, OFF16(Rs)	IF ATOMIC, $\text{MEM32}(Rs + \text{OFF16}^{\pm}) = Rd$; $Rd = \text{ATOMIC} ? 1 : 0$

REGISTERS

0 zero Always equal to zero
1 at Assembler temporary; used by the assembler
2-3 v0-v1 Return value from a function call
4-7